[SOLVED] Xilinx clock divider using DCM

Status
Not open for further replies.
C

CataM

Advanced Member level 4
Joined
Dec 23, 2015
Messages
1,275
Helped
314
Reputation
628
Reaction score
312
Trophy points
83
Location
Madrid, Spain
Activity points
8,409
I want to divide the input clock frequency provided by my Spartan3-xc3s200 by 2. I used the DCM to do that.

I do not know why do they give me the CLK0 output since I do not want to use it anymore. I want to use the CLKDV output. Is it possible to leave it unconnected ?



Thanks in advance !
 

Just connect it to open, i.e. CLK0_OUT => open,
 
Reactions: CataM

    C

    CataM

    Points: 2
    Helpful Answer Positive Rating
Thank you. By the way, I have connected a signal to LOCKED_OUT and the inverted signal to RST_IN, what do you think about that? Correct ? Incorrect ? I know in the datasheet they say that RST_IN should be activated on the transition from 1 to 0 of the LOCKED_OUT... but is it ok that way too ?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…