Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

x86 CPU cache organization

Status
Not open for further replies.

Lotar

Newbie level 1
Newbie level 1
Joined
Jul 30, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
hi folks,
dont is this is right place to post such qestions, but i'll take a risk.
I'm trying to write CPU identyfication program. I was stuck in checking properties. my problem is: what means sectored cache and is this is the same as parameter lines per tag. I read about it, but i'm not sure do i understood it right. hard to find on web something which explains that issue accurately. any help and I will be very grateful. or point me forum where people might things like that.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top