Non AMP

writing on files using VHDL

Thread starter blach100
Start date Mar 7, 2013

Status: Not open for further replies.

Mar 7, 2013

#1

B

blach100

Junior Member level 3

hi guys ,

is writing into a file in VHDL module happening after synthesizing or after simulation?

Mar 8, 2013

#2

Y

yourcheers

Member level 1

In real hardware logic you can't write into any file, writing into file is only simulation option?

Status: Not open for further replies.

Similar threads

A
VHDL code to that make text on lcd
- Started by aiman89
- Friday at 10:55 PM
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
K
Handling large vectors in VHDL?
- Started by KrishKrishnaa
- Aug 7, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design