write to a file at an event (verilog)

spman · Feb 20, 2013

Hi,
I have a problem with simulation.
I want to write the value of a signal into a file at positive edge of another signal. How should I use file commands to achieve it?

I wrote this code

Code:

	initial begin
		FileW = $fopen("dataout.txt", "w");
		forever begin
			if (Enable) begin
				#10;   //prevent writing frequently. clk is 10 ns
				$fwrite(FileW, "A=%d B=%d C=%d\n", A, B, C);
			end
		end
	end

But it doesn't work!

TrickyDicky · Feb 20, 2013

try this:

Code:

forever begin
  @ ( posedge clk )
    $fwrite(FileW, "A=%d B=%d C=%d\n", A, B, C);
end

mrflibble · Feb 21, 2013

Or for the short short version:

Code:

always @ ( posedge clk )
    $fwrite(FileW, "A=%d B=%d C=%d\n", A, B, C);

Anyways, check out the difference between putting it inside an "initial" block and outside it. As in, take your favorite verilog language reference and read the bit on "initial" block. That might help if I am guessing the thought process correctly.

write to a file at an event (verilog)

spman

Advanced Member level 4

TrickyDicky

Advanced Member level 7

spman

mrflibble

Advanced Member level 5

Similar threads

write to a file at an event (verilog)

spman

Advanced Member level 4

TrickyDicky

Advanced Member level 7

mrflibble

Advanced Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency