will clock frequency for design change with inclusion of chipscope core

Status
Not open for further replies.

syedshan

Advanced Member level 1
Joined
Feb 27, 2012
Messages
463
Helped
27
Reputation
54
Reaction score
26
Trophy points
1,308
Location
Jeonju, South Korea
Visit site
Activity points
5,134
hello all

chipscope core is introduced in my design only for debug purpose. later I wish to take it out...

But my question is that if I include chipscope core, there will be definitely timing differences, I suspect including chip scope

I intend to include more than 500 signals (collectively) to the chipscope core. The reason is that the design is quite large, involving DDR3 communication block + algorithm implementation + address generation....

Hence I am worried about the performance with and without chipscope...i.e. if I debug my design (which I find very useful actually...) using chipscope but later if removed and it work differenly bcz of timing changes....

thank you in advance
 

The clock speed you provide will be fixed. But the performance of the design will change with a chipscope core will change, probably negatively, as it now needs more resources and routing than before. But the key point is whether it still meets your timing requirements.

If you dont have full timing specifications, or lots of asynchronous nets, then yes, you probably will have problems, but these stem from poor design practice rather than the chipscope core.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…