Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hey
Its primarily done to double the frequency of operation (by triggering some actions at falling edge and some on rising edge)
Here it's worth noting that 8085 has an internal clock divider.Having two phase clock again in a way compensates for that.Teason for employing such configuration is to have a more symmetric clock distribution.Please Refer to any text for more details.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.