Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why use the Primetime in frontend design

Status
Not open for further replies.

Mr. LEE

Newbie
Newbie level 2
Joined
Mar 25, 2022
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
28
Hi

My question is that Why use the Primetime in frontend design?

input file : gate-level netlists (.v), standard delay format (.sdf), synopsys design constraints (.sdc), synopsys database (.db), not use parastic exchange format (.spef) file from starRC

I heard that company (ex. samsung) use the primetime in frontend design.

I need more detail about this problem, not need to say this (ex. faster than DTA)

can anyone tell me this problem?

thank you.
 

this is a strange question. are you sure it is frontend design? when I think of SDF I think of physical synthesis, backend.
 

this is a strange question. are you sure it is frontend design? when I think of SDF I think of physical synthesis, backend.
Strictly speaking, it is not a fronted design. We just arbitrarily created this verification method as fronted.

I heard from my professor that someone at Samsung Electronics department uses primetime tool in frontend design, so I left a question to investigate this further. I don't know how other companies do it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top