why this Gate Count difference

[eda_wiz]

hi,
When I synthesis the same rtl code for different asic libraries in leornad0. I am getting different gate counts. Does anyone knows why is this.

tnx

 

[linuxluo]

Hi,
The gate number you mean is how to calculate? But you can ensure that if you use different foundry lib, the result should be different because the cell lib provide is different.

 

[eda_wiz]

hi,

HDL is sysnthezised to gatelevel netlist by the tool . We are using different
foundry libraries so that it can be fabricated with different Process technologies. But can the gate count really change ??

Please correct me If i am wrong

tnx

 

[sandusty]

Compare those two libraries you will know the results should be different. All gates' timing, area... are different and you don't know how the synthesis tools solve the bag-packing problem...

 

[maniasonic]

hi, components in library is vendor dependent, so is the synthesis result.

 

[ymli]

different libraries may include different components, ex,
in Library A: NAND2 is included
in Library B: NAND2 is not included
in your design you may use a lot of NAND2 gate, when this NAND2 gates are mapped to target library,
for Library A: synthesizer just use the NAND2 gate;
for Library B: synthesizer may use NAND3/NAND4 to implement NAND2 in your design.
When calculate the gate count, now you get different results.

Good LUCK