Why the output power of VCO (Oscillator) is so small?

Status
Not open for further replies.
A

Alex_Zhan

Newbie level 6
Joined
Jan 15, 2020
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
218
Dear everyone,

I have designed a VCO operating at ~60GHz, the DC power at the output net is 14.6dBm, while the power of fundamental wave is only ~27.6 dBm? Does anyone know the reason?

Here is the output power, thanks very much!


--- Updated ---

Alex_Zhan said:
~27.6 dBm
Click to expand...
-27.6 dBm
 

Attachments

  • 1678363761832.png
    53.1 KB · Views: 161

Sort by date Sort by votes
I have a question. Why is "DC power" given in dBm?

Standing waves could result in a higher output (reading)
than input power perhaps. This can be measurement
artifact as standing waves result from mismatched line
and invalidate the Z=50 assumption, throwing indicated
power (if figured from VRMS or Vp-p) out the window.

That goes to simulation (or bench) setup. You might be
well off to work in the time domain until you demonstrate
all-proper operation, termination, measurement methods.
Many of the other anlyses are too idealized to debug
setup "by eyeball".
 

Upvote 0 Downvote
Maybe there -is- DC power, like if it wanted a DC blocking
cap but you didn't give it one? Wouldn't think imposing DC
on what should be a ground referred, controlled impedance
RF output, is common or a good idea.
 

    A

    Alex_Zhan

    Points: 2
    Helpful Answer Positive Rating
Upvote 0 Downvote
BigBoss said:
Nobody knows unless you post your schematic and simu
Click to expand...

dick_freebird said:
Maybe there -is- DC power, like if it wanted a DC blocking
cap but you didn't give it one? Wouldn't think imposing DC
on what should be a ground referred, controlled impedance
RF output, is common or a good idea.
Click to expand...
Dear BigBoss and freebird,

I use the open-drain buffer to output the signal. This is the schematic of the buffer. For better test, I use single-ended output, and the other port is connected by a 50 Ohms resister.


Besides, I use the biastee for testing, the OP terminal is the port after the buffer. And I use PSS simulation, I plot the spectrum of the power and show the result above. Why?

 

Upvote 0 Downvote
For me, nothing is clear. You're showing a weird buffer but I don't understand what's going on ....
Does the problem occur at VCO or Buffer ?? Why you use differential to single ended ?? What is your essential intention ?? What is the mystery in using Open Collector. You're working on 60GHz and R10 14x4 um ??
 

Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…