why the differential output signal not symmetric

Status
Not open for further replies.

prcken

Advanced Member level 1
Joined
Nov 1, 2006
Messages
419
Helped
41
Reputation
82
Reaction score
38
Trophy points
1,308
Location
Shanghai
Visit site
Activity points
4,059
Hi,
I am designing a buffer for very high speed clock. let's say 12GHz. A signal at this high-speed is sine-like waveform.
It's weird that the output of the signal are not symmetric.
Did anyone have this problem before?
I am sure It's not the problem of settling or simulation resolution.
Thanks!

 

The top of the waveform at the collectors of the upper transistors is clipped because the upper transistors are almost cutoff and any load will cause a voltage divider making the clipping worse.
 

Hi,

i can not find CKin, CKinb, n23 and n24 in your schematic. So I don´t know where the signals refer to.


In the schematic a see VDD25, if tihs is "VDD = 2.5V" then a node voltage of 2.4V is about at it´s limit.

Klaus
 

SunnySkyguy said:
Increase bias current to bring collector current up and shift average voltage down for same swing to get better symmetry.
Click to expand...

Yes, increase the current to lower the common mode voltage helps!
Thank you!

- - - Updated - - -

KlausST said:
Hi,

i can not find CKin, CKinb, n23 and n24 in your schematic. So I don´t know where the signals refer to.


In the schematic a see VDD25, if tihs is "VDD = 2.5V" then a node voltage of 2.4V is about at it´s limit.

Klaus
Click to expand...

Hi Klaus,

Sorry for the confusion. CKin CKinb are the input pair signal, and n23, n24 are the differential outputs in the schematic i showed.

Yes, it is 2.5V power supply. I think it didn't go to 2.5 due to the speed limitation.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…