Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why the current is not right?

Status
Not open for further replies.

wjxcom

Full Member level 5
Full Member level 5
Joined
Sep 7, 2005
Messages
283
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,862
Hi all: I design a classAB OPA, this opa can be found in the paper"A High-Performance Micropower Switched-Capacitor Filter" writed by RINALDO CASTELLO and PAUL R. GRAY.

But when I design this opa, I found a problem:
In this opa (the schematic of this opa can be found at the attachment), for the bias circuit, for PMOS transistor, the current is 10u when the W/L of the PMOS is 12/2 and the m is 2, the current of NMOS is 10u when the W/L of the NMOS is 10/2 and the m is 1.

in the OPA, I think the current of M29 and M30 is 100u, so I make the w/l of M29 and M30 is 12/2 and the m is 20. but after the simulation, the current of M29 and M30 is only 60u!

I do not know why! help me please, thanx!!!
 

We don't know your operation voltage, transistor models.
But you have the simulation result. So check all currents and find where it is different from expected value.
 

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Hi Fom: I think the transistor models can be found at the attachment, named csmc.lib.

I have simulate the circuit, and I do not know why the current of M29 and M30 is only 60u!!

regard!
 

Check the modes of operation of the transistors where the current is 60u. They may be out of saturation and into triode .If they're still in saturation but still have error, try increasing L of these transistors while keeping W/L constant .This would cause higher rds thus less current error (but I doubt that this is your case as 40% error is too large ,probably your transistors are out of saturation ) .
 

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Hi
as I see in the schematic
M8 and M6 generate current of M30 nor vice versa.
in quaesent,
VGS2+VGS4=VGS8+VGS6
but size of M6 and M8 are 10 times of M2 and M4.
so, Vt2 is not equal to Vt6 and Vt4 is not equal to Vt8
and from schematic, Vds2 is not equal to Vds6 and Vds4 is not equal to Vds8
therefor current of M30 is not 10 times of M2.
if you want to have exactly 10 times you must set them manually with respect to simulation results.
(fine tunning)
regards
 

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Hi ieropsaltic: from the simulation results, I found that these transistor DO in the saturation region! may be I should try increasing L of these transistors while keeping W/L constant as you said!

Hi hr_rezaee: thanx you to help me again. from the result, Vds2 is not equal to Vds6 and Vds4 is not equal to Vds8. you are my savior!

At the same, I have another question: transistor M1, M2, M5 and M6 is PMOS transistor, if the BULK of these transistor is connect with the AVDD(i.e. power supply) and not connect with the source of these transistor, then the current of M1 and M2 is 7u, rather than 10u! It is so strange! may be Vds of these transistor is making trouble!!!
 

wjxcom said:
At the same, I have another question: transistor M1, M2, M5 and M6 is PMOS transistor, if the BULK of these transistor is connect with the AVDD(i.e. power supply) and not connect with the source of these transistor, then the current of M1 and M2 is 7u, rather than 10u! It is so strange! may be Vds of these transistor is making trouble!!!

Yes, I think answer is Vds.
see simulation results.
 

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top