why parasitic delay only calculate for falling case?

Status
Not open for further replies.
A

anhnha

Full Member level 6
Joined
Mar 8, 2012
Messages
322
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Visit site
Activity points
3,684
Could anyone explain why "parasitic delay" in VLSI only calculate falling case not rising?
 

Hi anhnha,

Parasitic delay should effect both during rising and falling. Say you have two inverters (one driving the another). Now if we have a parasitic cap from the intermediate net to ground then during rise, the charging time will increase and during fall the discharging time will also increase. You can replicate some parasitic RC in your schematic using ideal devices and check their effect.

But again can you give us the reference from where you are quoting that parasitic RC effects only falling edge.

Hope this helps ...
 
Reactions: anhnha

    A

    anhnha

    Points: 2
    Helpful Answer Positive Rating
Thank you. I drew that conclusion because all reference I had only calculates falling parasitic delay. That is really confusing.
 

anhnha said:
... all reference I had only calculates falling parasitic delay.
Click to expand...

I guess this pertained to NAND or other gates with parallel transistors in the logic one branch and serial transistors in the logic zero branch? For such gates the falling delay usually is the worst case.
 
Reactions: anhnha

    A

    anhnha

    Points: 2
    Helpful Answer Positive Rating
Hi anhnha / erikl,

Agreeing with erikl ... but parasitic delay will have effect on both rising & falling delay...
 
Reactions: anhnha

    A

    anhnha

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…