Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why my pll's settling time is so long ?

Status
Not open for further replies.

xihuwang

Member level 2
Member level 2
Joined
Oct 23, 2007
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,595
pll settling time

Hi, everyone :
I designed a pll , to get jitter lower than 2ns , it need several hundreds us.
But I read the papers on pll , it is said that their "lock time " is several us .
So my question is , wheather "locking time" is equal to " settling time" ?
 

settling time bandwith

These times are mainly determined by the loop-bandwidth of your PLL.
Large loop-bandwidth: small settling time but large in-band noise
Small loop-bandwidth: large settling time but good in-band noise
If the loop-bandwidth is about 200KHz, the settling time is about 10us.

Best regards
 

settling time lock time bandwidth

the loop bandwidth is too small
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top