why modelsim industrial standard?

[arbalez]

why modelsim is the most popular eda tool for practicing and designing using vhdl, verilog and systemc code?

is it because we must write our own testbenches to test our UUTs? unlike any other tool that has integrate testbench within its software?

 

[z81203]

i don't think ms is industrial standard. ms is a good tool for epld/fpga or module design. for whole chip, i think vcs & nc better.