Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A decoupling cap if that is what you mean by DeCap is basically to help the circuit to take care of transient loads and keep the supply in the required limits of operation.
Whenthe Decap provides the instantaneous charge that has to flow through the ESR also and that would mean a voltage drop across this ESR. So actual supply voltage avilable is Vdd-Itran*ESR and this may be below the VDD-10% requirmwnt for the circuit if ESR is large.
Hope it helps
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.