Looks ok to me.. But if its unacceptable for your application, I have few ideas:
1) Single divider still has mismatch. Have you tried to simulate single divider? If there is some small mismatch, it will work as 4 impedance transformers (e.g., path from port 1 to port 2). Try to simulate single divider by extending input port length by 90 degree (quarter wavelength) line and compare with unmodified one
2) I never worked with Ansys, but if it uses process called "Meshing", your grid size may be too coarse. Maybe your simulator used lower resolution grid because of larger PCB area. You need to check it by using some option to view generated finite element grid and see if your power divider geometry is still ok.
In my opinion, these "waves" are result of unwanted impedance transformation, and it repeats each n*180 degrees, when your frequency goes from 24GHz to 34GHz, phase length gradually "shrinks" and increases phase length of transmission lines.