Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why is IBIS model unsuitable for high frequency simulation?

Status
Not open for further replies.

KeigoH

Newbie level 2
Newbie level 2
Joined
Aug 16, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Why is IBIS model unsuitable for high frequency simulation?
I want to know this reason...

Regards,

KeigoH
 

Re: IBIS Model

Thanks for your interest in IBIS! To answer your question, IBIS today is *not* unsuitable for high-frequency simulation, depending on the level of IBIS you choose to use. IBIS 3.2 has been demonstrated to correlate well to SPICE transistor-level simulations at 1.25 GHz and beyond.

For high-speed differential interfaces, data-dependency issues and other concerns make the use of the IBIS 4.1 and 4.2 multi-lingual extensions more appropriate. Here you can combine an IBIS wrapper with Verilog-A, Verilog-AMS, VHDL-AMS or even Berkeley SPICE. In this way you can represent much more complicated behaviors than the traditional IBIS 3.2 I-V, V-t and C_comp will allow.

You can see examples of both traditional IBIS at multi-GHz rates plus the multi-lingual extensions in the IBIS Summit archive:

**broken link removed**

- Michael Mirmak
Intel Corp.
Chair, EIA IBIS Open Forum
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top