Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why FPGA's Frequency lower than ASIC CPUs?

Status
Not open for further replies.

panda1234

Full Member level 2
Full Member level 2
Joined
Jan 22, 2015
Messages
125
Helped
4
Reputation
8
Reaction score
4
Trophy points
18
Activity points
1,172
Hi,
I have a question Why FPGA's Frequency lower than ASIC CPUs? for example a good frequency in FPGA is 300MHz but in CPU we have 3.4GHz
 

CPU's are sequential processing devices. They break an algorithm up into a sequence of operations and execute them one at a time. on other hand FPGA's are parallel processing devices. An entire algorithm might be executed in a single tick of the clock, or, worst case, far fewer clock ticks than it takes a sequential processor.

for more visit this link
https://electronics.stackexchange.com/questions/101472/how-can-an-fpga-outperform-a-cpu
 
One other key factor which makes FPGAs clock frequencies lower is the programmability of the connection within the FPGA. It creates additional signal delays. On CPUs the signal path is direct optimizes for speed.

Enjoy your design work!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top