Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi , I am new to VLSI. The textbook shows that "more inputs, bad driven output".
Why does the driven strength of output go low, when logic gates has more inputs?
Without giving the context, the question is completely unclear. It might refer to an unbuffered gate where the series connection of transistors increases the output voltage drop, like in the below NAND4
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
