Non AMP

why do we feed DFF with asserted low clock pulse?

Thread starter sarah1
Start date Nov 27, 2012

Status: Not open for further replies.

Nov 27, 2012

#1

S

sarah1

Newbie level 2

When clock gating why do we normlly feed DFF with asserted low clock pulse why not high?

Status: Not open for further replies.

Similar threads

E
Why doesn't clock transition time affect my timing analysis (PrimeTime)?
- Started by EE18
- Aug 15, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
E
[SOLVED] Why is my clock network considered as ideal here (PrimeTime)?
- Started by EE18
- Aug 11, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
S
Static Timing: Usage level sensitive latch as driver of clock-domain-crossing path. Why not ?
- Started by shaharkl
- Jan 11, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
S
How the intial utilisation is decided at PD stage. Why can’t we go with lower utilisation like 20% 30% ? Is it tech node dependent?
- Started by smdaazz
- Oct 8, 2023
- Replies: 10
ASIC Design Methodologies and Tools (Digital)
K
Why won't EDA Playground show all eight times I set my clock to zero?
- Started by kvn0smnsn
- Jan 5, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)