Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why do output pins in timing libraries have max_transition constraint? Isn't this only for input pins?

Status
Not open for further replies.

tro2212

Newbie level 5
Newbie level 5
Joined
May 4, 2020
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
94
Im a little confused. If you have a driver/buffer cell driving another cell, it will be something like this:

buffer cell: inputA > buffer > outputX
load cell: inputC > cell > outputD

the load cell, inputC usually has max_transition constraint. If this is not met, we must use a stronger buffer with sharper transition.

However, I am also seeing that the buffer outputX also has max_transition constraint. What is this used for?
 

interesting question. might be a proxy for max_fanout or max_load that the cell's output can drive.

it's also possible that the cell may drive a primary output or a macro for which there are no max_tran constraints defined for. so it would make sense to define them at the output of the cell.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top