Non AMP

who does know about Sp for quartus4?

Thread starter chipsoid
Start date Mar 9, 2004

Status: Not open for further replies.

Mar 9, 2004

#1

C

chipsoid

Member level 1

because Q4 dont create pof for family cpld MAX II

or may be it is late- after sale ic MAX II ?

Status: Not open for further replies.

Similar threads

K
Simulation does not start in Modelsim when using Xilinx IP-cores.
- Started by Kevsh
- Jul 11, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which simulator should I use for verilog?
- Started by electronicslab
- Oct 26, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
A
User Testbench for Core1553BRT_APB in LiberoSoc
- Started by Altair99
- Sep 12, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Z
What does this error mean when trying to Optimize a PLD design?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design