which one is the most important

[v9260019]

hello！！
i am a new learner in digital logic design, and i want to know "verilog" and "vhdl"
which is most in digital design or both ??

 

[aravind]

verilog very easy for beginners
if he know c or any basic computer language.

 

[Renjith]

verilog/vhdl both r easy to learn if u know any of the prgming languages. comparitively verilog is much easier to code than vhdl.

 

[eeeraghu]

Verilog is easy to learn but complicated while designing than vhdl designs, once u learn vhdl its very easy to design, many features in vhdl

 

[samcheetah]

no further discussion required!!!!

 

[dolby.yang]

Verilog is a good choice !

 

[cygnet]

As they both exist today, it proves they are both important. Indeed verilog is easy to learn and easy to use. But vhdl is not very hard so as not to learn. In my opinion, I suggest that it is better for you to learn vhdl because it is supported by most of industrial softwares.

 

[wolfheart_2001]

VHDL is older and very easy to learn, but you need to buy a good book or find simple tutorials to start with.

with time you will be convinced that VHDL gives you a better imagine and well organised hierarchy of your designs.

good luck