Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

which is correct configuration?

Status
Not open for further replies.

ethan

Member level 3
Member level 3
Joined
Jul 7, 2004
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
942
Hi there,

It seems no so many people interested in



So, let's put it in a simple way. In the below figure, which is appropriate structure to test step response for slew rate measurement in Cadence spectre?

Note: the opamp is single stage to drive capacitive load.

Which is correct? or All correct? Why for each case?

For (a), I thought there is no DC biasing for Vin and Vip.

Then (b), adding a DC biasing through 10G ohms.

(c), similarly, to add a DC biasing by using switch.

(d) general structure.

However, I got different results through waveforms. I am confused.
with (d) I got correct results for all cases;
with (a), it seems correct, but I am confused with no correct DC biasing in the Vin and Vip, how it works correctly?
with (b) (c), not expected results. don't know why.
the reason needed with (C) is that I need to test OPAMP with different clock phases in close-loop.

Can someone help me to point out these four cases? Thank you so much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top