Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which corners do DAC circuits pass ?

Status
Not open for further replies.

ilter

Member level 4
Member level 4
Joined
Jul 22, 2005
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,095
Dear all,
I am simulating my dac. I have a question. In general, which corner do my circuits pass?TT ,FF,FS,SF,SS or temperature 0° ,25°,50°,75° or voltage.
In genearal, which corner do it pass about DAC? I am not experience.Thanks.
 

Re: Simulation question

I think you should first design using TT at 25. Once you got satisfying results you can perform corner simulation.
The best would be to check everything, but it might take time, so personally I would do:
FF, 0°C, VDD+0.2 (if 3.3V -> use 3.5V)
SS, 75°C, VDD-0.2
it generally gives a good idea.
You can find a more detailled discussion here:
 

Re: Simulation question

you must make your circuit pass all corners.
 

Simulation question

In fact, not only the corner you provided, but also the corner about Res and Cap.
 

Re: Simulation question

skal81 said:
I think you should first design using TT at 25. Once you got satisfying results you can perform corner simulation.
The best would be to check everything, but it might take time, so personally I would do:
FF, 0°C, VDD+0.2 (if 3.3V -> use 3.5V)
SS, 75°C, VDD-0.2
it generally gives a good idea.
You can find a more detailled discussion here:
Dear sunking,
FF, 0°C, VDD+0.2 (if 3.3V -> use 3.5V)
If my voltage is 1.8V. what voltage do I use? 2V or 1.9V
Thanks.
 
Last edited by a moderator:

Simulation question

Start with TT @ 25*C but leave error margin. In the end you'll have to do all corners!
 

Simulation question

If your voltage is VDD, you should do at VDD+/- 10%.
 

Simulation question

FF+low Temp+low vol
ss+hi Temp+high vol
tt
SF,FS,

try to get the worst case
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top