where to back_annotate SDF

Status
Not open for further replies.
X

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
230
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
sdf_annotate worst case

After synthesizing ,the DC generates the .sdf file and .v netlist file . Then , I want to do the GATE level simulation .I don't know to back_annotate the SDF file to source code or .v(netlist file generated by DC). it's as follow:
1> source code file + .sdf file
or
2> .v(netlist file by DC) + .sdf file


and THE FPGA is the same to the ASIC

THANKS!
 

what is worst case and best case sdf

The sdf annotiation is done by invoking the verilog system task:
$sdf_annotate() in your testbench verilog code. You will need to supply
the command with a filename as well as some options (best case/typ
case/ worst case number choice and such).
 

you need to use your gate level netlist to run back annotate simulation.

Check your sdf... you will know it can NOT work with your rtl source code.
 

After synthesis you need some files to simulate netlist.
1. You need your netlist of course
2. You need sdf file
3. You need all verilog libraries which you use on design. Usually it is cell library, memory blocks.

In testbench you need to run command $sdf_annotate(). If you will not annotate your delays you still of course can simulate design but in this case simulator will use some default delays from cell library.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…