Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the mininum PLL phase margin for the loop to work properly?

Status
Not open for further replies.

gpwu

Member level 2
Member level 2
Joined
Dec 7, 2007
Messages
49
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
1,486
What's the mininum PLL phase margin in order to for the loop work properly?
I designed one which is around 35 degree and it seems to work fine.
 

Re: PLL phase margin

I think 45 degree is needed, 60 degree is better.
Sometimes your simulation can not reflect the practical condition.
 

Re: PLL phase margin

i wanted to know on what basis u are saying 45 degree or 60 degree phase margin is required./....can u explain in detail
 

Re: PLL phase margin

basically you want the system to have a good dampling factor. 45-60 degree is a good number such that there is not much overshoot
 

PLL phase margin

for phase system you just need think 180 is enough
 

    gpwu

    Points: 2
    Helpful Answer Positive Rating
Re: PLL phase margin

PLL is 2 or more poles system, it has the damping problem.
 

PLL phase margin

stability and band width will be effected by the phase margine
also if you are using the passive filter than the value of the res and the cap will depand and hence the area of the chip.
damping factor also effect the settling time

hence think about the factors.
 

PLL phase margin

thank you guys for your help..this is a good forum.
Hope I'll post some better questions next time.
 

Re: PLL phase margin

35 is impossble, you have done a wrong calculation
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top