Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Whats the minimum quiecent current for LDO ?

Status
Not open for further replies.
M

mady79

Member level 5
Member level 5
Joined
Mar 30, 2004
Messages
91
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,288
Activity points
922
LDO Design

I am generating multiple references from a BGR output using a resistive string & pass transistor design . Refernces Vref+,Vref- & Vcm are switching at 100MHz .I am slightly confused in choosing the minimum quiecent current .I am calculating the load current based on the settling time requirement .I am deciding the output cap based on the load current requirement and also from Phase margin for the loop requirements .

Could some one let me know minimum quiecent current requirement for LDO & insight into amp bandwidth .Any paper 's ??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top