Hi,
In circuit A...VIH will be equal to that of the normal invertor. Since, minimum input voltage to push the PMOS to cutoff will be around 4V (assuming 5V as supply and Vth as 1V).
Whereas in circuit B there will be 2 Vt drops at the source of Input PMOS, hence assume it as 3V. Hence any voltage above 2v will push the PMOS into cutoff and hence VIH is less in that of circuit A.
Both VOH is less than 2Vt. Hence both ciruicts have lower noise margin.
But the circuit B should be faster than CircuitA ,Since as the input arrives Circuit B should charge only one node but circuit A should charge 3 nodes.
Hope this helps.
Regards,
Prakash