Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the difference between the two nand gates?

Status
Not open for further replies.

youqi

Newbie level 2
Newbie level 2
Joined
Jun 13, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
in the following picture, all the PMOS have the same parameters and all the NMOS have the same parameters.
what's the different between them?
77961d1343723276-2012-07-31-16-27-53.jpg

2012-07-31 16 27 53.jpg
 
Last edited:

in the following picture, all the PMOS have the same parameters and all the NMOS have the same parameters.
what's the different between them?
77961d1343723276-2012-07-31-16-27-53.jpg

View attachment 77961


the answer is in your post itself the gate in the second diagram varies the op

without knowing what ip you are going to provide it is hard to tell its true functions
 

what's the different between them?
I think they're functionally identical.
If you delete the two NMOS on the right, it should still work as a NAND gate, but the properties would change a bit.
 
  • Like
Reactions: kjm

    kjm

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top