Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Whats the best solution for dividing a serial receiver?

Status
Not open for further replies.

guybrush

Junior Member level 3
Junior Member level 3
Joined
Oct 13, 2004
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
233
SERIAL RECEIVER

I'm designing an ACTEL A54SX FPGA for control and monitoring of a power board, implementing two serial interfaces very slow (19200 bit/s, with parity) and some digital I/O. On the board i have a 8MHz clock, so I have to divide it down to 8x19200, that will be the higest frequency in the serial receiver.

This are my different solutions:

1) I use the 8MHz clock as HCLK, all design is synchronous and I produce the CE for 19200 and 8x19200 using suitable counters.

2) I divide the 8MHz system clock down to 8x19200, the output of this counter will be the clock used into the FPGA routed with CLKA or CLKB.

3) I use the CLKA input for the 8MHz system clock, I divide down the frequency to 8x19200 that is routed out of the FPGA and then back thru HCLK. Then synchronuos design.

Which is the best solution in your opinion?
 

Re: SERIAL RECEIVER

first options :) use CE :)
 

Re: SERIAL RECEIVER

But as far as the power consumption i think this is not the best solution. I think that the third solution could be the best. I don't find any problem with that implementation. Maybe in my next design i'll exploit this solution.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top