Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
With that many phases a DLL probably presents a better
"economy of implementation" if you're doing an IC design
(just make your main ring a 21-inverter cascade, sync
the last edge to the input to servo the bias).
But PLLs tend to have better attributes in frequency / phase
stability, probably owing more to the oscillator quality
that you can use (arbitrarily good if you have arbitrary
funds and space) and not so many slow, current starved
edges to convert voltage noise into jitter.
I think your discriminators lie in questions you haven't
asked yet.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.