Whats the advanced silicon modular block used in Virtex-4?

Similar threads

• E

  Which software is used today for logic synthesis? Any recommendation?

  • Started by electronicslab
  • Oct 27, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• Y

  interfacing between Customized AXILITE master block to DDR3 using Microblaze

  • Started by yayasinjab
  • Jun 20, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  How to instantiate another vhd file inside testbench, where the testbench is used for opening files

  • Started by metamisers
  • Jan 6, 2024
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  [SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL

  • Started by metamisers
  • Aug 2, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  Connecting 7 in 1 Soil Sensor with GW1NSR-4C using UART

  • Started by Jainesh
  • Jul 20, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design