Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Generally vendors who provide development boards with FPGAs provide some PCB design guidelines related to the FPGA. For e.g. Digilent has some PCB layout recommendations for the Xilinx part used in that dev board.
So have you search the vendor's website who provide/sell Altera based dev boards?
Unless you have extreme temperature conditions or unusual high power dissipation (e.g. operating many logic cells at high clock frequency) there's np specific problem with thermal performance of MAX V CPLD.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
