Non AMP

What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)

Thread starter mahesh_namboodiri
Start date Yesterday at 6:13 PM

Yesterday at 6:13 PM

#1

M

mahesh_namboodiri

Newbie

The 2 blocks on the right?
I am trying to design an inverter layout.

Sort by date Sort by votes

Yesterday at 7:58 PM

#2

T

ThisIsNotSam

Advanced Member level 5

Layer names are arbitrary, determined by the PDK and not by virtuoso. Check your technology file (.tf). Check your PDK documentation.

Upvote 0 Downvote

You must log in or register to reply here.

Similar threads

I
VDC symbol (analog library) is not appear in cadence Virtuoso
- Started by im_pam
- Aug 10, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
I
Cadence Virtuoso netlist issue in synopsis hspice.
- Started by im_pam
- Feb 1, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
What is the difference between SI in prime time and SI in HSPICE?
- Started by Collang2
- Dec 7, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
E
Why doesn't clock transition time affect my timing analysis (PrimeTime)?
- Started by EE18
- Aug 15, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
C
Debugging `make: 'run' is up to date.`
- Started by coshy
- Jul 10, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)