Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the max. value of VGS in depletion mosfet

Status
Not open for further replies.

moha raga

Newbie level 4
Newbie level 4
Joined
May 31, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Egypt
Activity points
1,317
what is the maximum value of n-channel depletion mode mosfet when it work in the enhanced mode?
**broken link removed**
 

An n-ch depletion MOSFET is a different thing to a n-ch enhancement mode MOSFET. You can't convert it.
N-ch depletion needs a negative voltage to fully turn it off, whereas a n-ch enhancement device doesn't.
They are made differently at the physical level.
 

A silicon n-cannel depletion mosfet is built around a single p-n junction, which you can't forward bias. Being so, Vgs must be negative or zero. You may make it slightly positive by a few tenths of volt but, as you know from a simple diode, it will start to conduct soon.
 

A silicon n-cannel depletion mosfet is built around a single p-n junction, which you can't forward bias. Being so, Vgs must be negative or zero. You may make it slightly positive by a few tenths of volt but, as you know from a simple diode, it will start to conduct soon.

You are referring here to a JFET. Depletion mode FETs don't use a reverse-biased PN junction to create pinchoff, but rather they have an isolated gate. This means Vgs can be greater than zero, causing channel enhancement.

what is the maximum value of n-channel depletion mode mosfet when it work in the enhanced mode?
**broken link removed**

That will depend on the gate oxide thickness of the specific MOSFET. I wouldn't generally do anything that's not specified in the datasheet, but I would assume it should be able to withstand at least the threshold voltage +Vp in the positive direction.
 

You are referring here to a JFET. Depletion mode FETs don't use a reverse-biased PN junction to create pinchoff, but rather they have an isolated gate. This means Vgs can be greater than zero, causing channel enhancement.

Yes, you are right. I thought about a JFET (which is always a depletion type FET) and forgot there are others.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top