what is the major difference between verilog HDL and VHDL????

Bhuvana Eshwari · Jul 25, 2014

what is the major difference between verilog HDL and VHDL????
Which is best in designing the AMBA AHB, ASB,APB,AXI?????

ads-ee · Jul 25, 2014

Bhuvana Eshwari said:
what is the major difference between verilog HDL and VHDL????
Which is best in designing the AMBA AHB, ASB,APB,AXI?????

The biggest difference is VHDL's a strongly typed language and is significantly more verbose than Verilog.

Either language will work well at implementing any if those bus protocols. Both languages are capable HDLs.

Regards

what is the major difference between verilog HDL and VHDL????

Bhuvana Eshwari

Newbie level 3

ads-ee

Super Moderator

Bhuvana Eshwari

Similar threads

what is the major difference between verilog HDL and VHDL????

Bhuvana Eshwari

Newbie level 3

ads-ee

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency