What is the inter and intra delay in Verilog?

[ananth_anbu]

verilog question

Hi,

what is inter delay and intra deay in verilog? ple explain?

 

[nand_gates]

Re: verilog question

They are similar to inertial delay and transport delay in VHDL respectively.
Check VHDL book Perry for the explnation.

 

[energeticdin]

Re: verilog question

Inter Assignment Delay is most commonly used delay
It simply wait for appropriate no of timesteps before executing the command.
#10 q = x + y;

Intra-Assignment Delay (Used in data flow modelling)
q = #10 x + y;

The value of x+y is stored at the time that the assignment is executed, but this value is not assigned to q until after the delay period.

 

[brain123]

verilog question

Check Verilog book by Samir Palnitkar. It is given quite nice in that