What is the future of a LV Engineer?

Status
Not open for further replies.
J

joely2k

Member level 1
Joined
Dec 4, 2005
Messages
36
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,595
I am a fresh graduted, just join a semicon firm that working in Layout verification...
As a Layout Verification Engineer, we have to support alot of different Layout tools, Layout verification tools and writing alot of flows, runsets, and automation rules from sypno, mentor, cadence and more....enable to help the mask designers to enhance their productivity...

Besides that, we support and debug alot of DRC, LVS, ANT/NAC, ERC and various other production flows problems and bugs from all kinds of projects.....

AS an LV engineer... what do you all think the career enhancement in future?
Is it good or bad? Thanks... Do guide me.....
 

I think ur future is very bright! The reason is LV become more and more impotant in ASIC.
 


Before we comment, it is good that you tell us what is your expectation on your future?

e.g.
What do you expect to learn as a LV engineer

Scottie
 

Actually I am graduated as Software Engineer, thus joining at beginning I doubt alot that this might not be the path, as I love programming and application developing, be after for few months I started to luv the technologies that use to create almost every electronic devices available..... I might still have the feeling of going back to work as Software engineer, but if the path I am having here now is equivalent good, I might continue the flow... thanks
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…