Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Elaboration is the process of expanding your HDL description to represent all instances of all modules(Verilog) or entities(VHDL) into unique objects. It also involves evaluation and propagation of ports, constants and parameters(Verilog) or Generics(VHDL) throughout your description. Once that is done, you can either simulate or synthesize your design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
