Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
pc is a physical synthesis tool,say,considering of layout and real placement when running(but no routing,it utilize a global route to estimate timing)
dc is a logic synthesis tool using wire load model to estimate timing which maybe not so accurate.
Input for pc:gatelevel netlist
Input for dc:RTL netlist
Ouput for pc:still gatelevel netlist
Output for dc:gatelevel netlist
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.