Non AMP

What is the best verification tool ?

Thread starter mami_hacky
Start date Nov 30, 2002

Status: Not open for further replies.

Jan 3, 2003

#21

H

hong_vito

Member level 1

Yes, nc-verilog can use vera

Status: Not open for further replies.

Similar threads

Cadence Genus synthesis tool
- Started by stranger_sea
- Aug 18, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
M
What is the meaning of this block in Cadence Virtuoso? My first time designing a layout, and this pops up randomly. (DIFFCON)
- Started by mahesh_namboodiri
- Sep 20, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
M
Verilog/VHDL Verification Assistant
- Started by MrCiffa
- Mar 24, 2024
- Replies: 9
ASIC Design Methodologies and Tools (Digital)
C
what create_generated_clock is used for?
- Started by coshy
- Mar 21, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
A
What are different types of ENDCAP cells in VLSI and what is the actual difference between them?
- Started by Ashokb431
- Nov 22, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)