what is test case,test vector,test bench?

[omkar]

Hi all,
I am very new to verification.I know these are very basic terms. can anyone tell the difference between these terms with some simple verilog programs if possible.
Thanks

 

[darylz]

according to the "test case", "test bench" generate "test vector" and output to DUT, the result is also checked by "test bench".
"test case" is defined manully according to the design spec.

 

[avimit]

Agreed with darylz.
To elaborate further:
let us take a design, say an ALU which can do some artithmatic and logic operations.
A typical 'test case' would be to say test 'ADD' function of alu, another 'test case' would be to say test 'MULTIPLY' function of the Alu and so on and so forth.
The inputs you would apply to the design to test a particullar 'test case' would be a set of 0s and 1s which is called a 'test vector'.
All these things you are going to do using a language may be vhdl verilog or 'e'. The model you will write to do all this will be called 'test bench'
hope it helps
kr,
Avi
http://www.vlsiip.com

 

[Iouri]

check it out

 

[omkar]

Hi Darylz and Avimit,
Thanks for the reply.

Hi Iouri,
The link has been removed.Can anyone provide any other links regarding testbenches.

 

[Iouri]

Link works fine, try to copy and paste link in to your browser window

 

[ameed]

hi all,

to see some vhdl and verilog tutorials.

and also refer some text books e.g. vhdl primer by bhashakar.

thanx.......