what is setup and hold in flip flop Design

Status
Not open for further replies.
setup time is the time for which the data must be stable at the D input before the clock edge; hold time is the time for which data must be stable AFTER the clock edge.
 

mail4idle2 said:
No from Digital Design point of view, from circuit level of point.
Click to expand...

Flip-FLop are made of 2 latches.


Setup is equivalent to the time needed to write a new data in the master latch before clock signal. If you violate the setup time, the previous data will remain in the Master latch.
Hold time is the time needed to avoid a new data to be written in the slave after clock signal. If you violate the hold time, the new data will be captured and transmitted by the flip-flop, instead of the stored one.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…