Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] What is meant by Jog-insertion in VLSI Physical Design?

Status
Not open for further replies.

gokul34

Newbie level 6
Newbie level 6
Joined
Feb 6, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Chennai
Activity points
1,354
Can Anyone help me on understanding on jog cells & What is jog cells?
 

Hi Gokul,
As i understand,There are some situations we need to place vertical metals(m7,m9) as a horizontal metals(m6,m8,m10) and horizontal metals as a vertical metals....for example consider the scenario m7 is the vertical metal but due to the violation(it will be a via8 violation),we draw m7 horizontally with the width(this width is called jog width) of m8 to connect to via8...In this case the drawing metal m7 is called the jog.

Note:-Jog is not allowed from metal0 to metal5.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top