Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is meant by Clock Uncertainty?

Status
Not open for further replies.

srinivasansreedharan

Junior Member level 3
Junior Member level 3
Joined
Feb 24, 2010
Messages
27
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Location
USA
Activity points
1,451
Hi,
What is meant by Clock Uncertainty, its significance and relation with set up time?
 

Clock uncertainty is the time difference between the arrivals of clock signals. It's caused by OCV, jitter (such as from PLL), and clock skew. It subtracts from your cycle time, which makes meeting setup time harder by the amount of the uncertainty.
 
Before CTS, the clocks are not real or basically, the clock is in ideal state.
We assume that the clock reaches to all the flops at the same time i.e. no skew .
To model the effect of skew, we use uncertainity values.
So, we build these uncertainity margins for setup & hold & check our timing wrt these values.
eg: set_clock_uncertainity -setup
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top