What is Max Frequency of the commercial ASIC(std cell based) that you have designed?
Please also tell , which was the application and which process,fab you used?
For the most part, yes, synthesized logic, cts, place and route, etc. All datapath components are done using mc, pipelines almost optimally balanced, etc. The floorplanning is done very carefully, clock tree synthesis is very closely controlled by hand (even though cts tools are used) and lots of manual timing fixes are applied. At these speeds power grid design also becomes an important issue.