What is Max Frequency of the commercial ASIC u hav designed?

What is Max Frequency of the ASIC you have designed?

  • 0 - 50 MHZ

    Votes: 0 0.0%
  • 50-100 MHZ

    Votes: 0 0.0%
  • 100-150 MHZ

    Votes: 0 0.0%
  • 150-200 MHZ

    Votes: 0 0.0%
  • 200-250 MHZ

    Votes: 0 0.0%
  • 250-300 MHZ

    Votes: 0 0.0%
  • 300-500 MHZ

    Votes: 0 0.0%
  • 500+ MHZ

    Votes: 0 0.0%

  • Total voters
    0
Status
Not open for further replies.

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
653
Helped
58
Reputation
116
Reaction score
29
Trophy points
1,308
Activity points
6,195
What is Max Frequency of the commercial ASIC(std cell based) that you have designed?
Please also tell , which was the application and which process,fab you used?

rgds
 

133 MHz, Poweline networking, .18u TSMC
 

Re: What is Max Frequency of the commercial ASIC u hav desig

82M Hz
 

2.5GHZ, serdes, 0.13 ST
 

Re: What is Max Frequency of the commercial ASIC u hav desig

180 MHz in 0.13u TSMC
 

Re: What is Max Frequency of the commercial ASIC u hav desig

200 MHz in 0.18u
 

Re: What is Max Frequency of the commercial ASIC u hav desig

266MHZ worst case
400MHZ typical case
0.13u MOT
 

Re: What is Max Frequency of the commercial ASIC u hav desig

205Mhz CMOS090 Arm core
 

Re: What is Max Frequency of the commercial ASIC u hav desig

100MHz for RAM access.
 

Re: What is Max Frequency of the commercial ASIC u hav desig

sunms said:
2.5GHZ, serdes, 0.13 ST

2.5GHz clock with .13u process !!!!!!!!!!!!!!! Really?
 

480M USB 2.0 PHY
 

200MHz, .18u UMC
 

Re: What is Max Frequency of the commercial ASIC u hav desig

250MHZ,0.18
 

Re: What is Max Frequency of the commercial ASIC u hav desig

500MHz 0.18um
 

Re: What is Max Frequency of the commercial ASIC u hav desig

100MHz .13u,
150MHz .13u,

Are those who mentioned 500MHz and above still using classic synthesis, usual clock tree balancing and .lib based timing analysis ?
 

Re: What is Max Frequency of the commercial ASIC u hav desig

sunms said:
2.5GHZ, serdes, 0.13 ST

Imcredible
 

moorhuhn,

For the most part, yes, synthesized logic, cts, place and route, etc. All datapath components are done using mc, pipelines almost optimally balanced, etc. The floorplanning is done very carefully, clock tree synthesis is very closely controlled by hand (even though cts tools are used) and lots of manual timing fixes are applied. At these speeds power grid design also becomes an important issue.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…