what is logical Tie off cells ?where i can use those cells

Status
Not open for further replies.
Yes.. I also want to know. I found some designs use 1'b0 or generated logic_0 (using a DFF) in the same module, but don't undersrtnad what's the difference.
 

Re: what is logical Tie off cells ?where i can use those ce

The constant 1'b0 or 1'b1 in HDL is realized with a wire connecting to VDD or GND. That is fine until you consider the ESD issue where a gate of a MOS FET is connecting directly to the power supply or ground. That's where the tie on/off gates come in. They are usually provided by the standard cell library and synthesis tool can pick them up automatically.
 

Re: what is logical Tie off cells ?where i can use those ce

try this,
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…