What is Latchup? and when it will get triggered..?

Status
Not open for further replies.
K

kish12334

Newbie level 3
Joined
Nov 30, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,302
Hi Everyone,

I want to know what is cmos latchup when and how will get trigger..?
Can any one help me...?

Regards
Kishore
 

Hi kish12334:

Simple Description:
If the parasitic BJT is turned on, the VDD will be latch at veb (~0.7V) .

The detail can be found in google.

How to trigger:
I met the trigger condition is:
1. layout is not good
2. fast power on the chip

I hope it will help you.
mpis
 

Sometimes, a fast transient on any of the I/O lines (for instance, from ESD) will trigger it.

A device which has suffered that fate will remain latched up until power is turned off. Therefore....If left unattended for extended periods of time, the device can self destruct.
 

A significant substrate current can trigger latchup, such as an overvoltage (above the power supply voltage) or undervoltage (voltage below ground) on one of the inputs.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…