Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is 'feature-size reduction'?

Status
Not open for further replies.

ruwan2

Member level 5
Member level 5
Joined
Nov 29, 2011
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,141
Hi,

I read the following from a CDR paper. I do not understand the meaning of 'feature-size reduction'. Could you explain it to me?

Thanks,




With the IC technologies undergoing constant feature-
size reduction
, it is in the interest of portability and reduced
time-to-market that digital, adaptive and automatically synthesizable
CDR architectures be used and re-used.
 

It is actually reduction of the size of the elements on a chip.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top